

## Question Bank for S.E. (Sem-IV) Examination (A.Y. 2019-2020)

<b>Code of Institute:</b>	TSEC (238)
<b>Branch:</b>	COMPUTER
<b>Sem:</b>	IV
<b>Subject Name (with Subject Code):</b>	COA (CSC***)
<b>Module Number and Title (if any):</b>	Entire syllabus
<b>Number of questions:</b>	<b>10</b>

**Important Note: All Questions Compulsory.**

**Only one option is correct for each question.**

**Each question carries 0.5 mark each.**

Q. No.	
<b>1</b>	<b>Which of the following is NOT true about Control and Status registers</b>
	(a) Not visible to the programmer.
	(b) They are used by control unit.
	(c) These are accessible to the programmer.
	(d) These are privileged registers and used by operating system programs only.
<b>2</b>	<b>Which of the following is NOT true about condition codes</b>
	(a) Condition codes are the bits that are set as a result of some ALU operation
	(b) They are called as Flags
	(c) Programmer can explicitly refer and alter them
	(d) They are transparent to the programmer
<b>3</b>	<b>Consider a memory module of 1024 locations. Each location can store 16 bits of information. What is the size of the memory, size of address bus, size of data bus and size of decoder?</b>
	(a) Size: Memory- 1024X 16 B, address bus = 10bits, data bus=4 bits, decoder: 10:1024
	(b) Size: Memory- 1024X 16 bits, address bus = 1024 bits, data bus=16 bits, decoder: 1024:10
	(c) Size: Memory- 16KB, address bus = 10bits, data bus=16 bits, decoder: 10:1024
	(d) Size: Memory- 1024B, address bus = 10 bits, data bus=4 bits, decoder: 1024:10
<b>4</b>	<b>More opcodes in fixed length Instruction Format means</b>
	(a) More bits in opcode field and less bits for addressing
	(b) More bits for the instruction length, more bits in the opcode field and less bits for addressing
	(c) More bits in instruction length, more bits in the opcode field and more bits in the addressing
	(d) More bits in the instruction length, less bits in the opcode field
<b>5</b>	<b>Variable length instruction can provide the following variations</b>
	(a) Large no of opcodes, Different opcode lengths and Flexible addressing
	(b) Large no of opcodes and Flexible addressing

**Question Bank for S.E. (Sem-IV) Examination (A.Y. 2019-2020)**

	(c)	Small number of opcodes but different opcode lengths
	(d)	Large number of opcodes with Fixed opcode lengths
<b>6</b>		<b>Identify the addressing mode in the following instruction: Add (R1), R2</b>
	(a)	Indirect addressing
	(b)	Direct addressing
	(c)	Register Indirect
	(d)	Register Addressing
<b>7</b>		<b>Which of the following instruction cycle states involve indirection?</b>
	(a)	Operand Fetch, operand store and operand address calculation
	(b)	Operand Fetch, operand store
	(c)	Operand fetch, operand address calculation
	(d)	Operands store, operand address calculation
<b>8</b>		<b>For Interrupts choose Incorrect option</b>
	(a)	The processor can be engaged in executing other instructions while an I/O operation is in progress.
	(b)	The processor's efficiency cannot be improved
	(c)	IO modules can interrupt the normal processing of the processor
	(d)	ISR is executed by the processor in response to an interrupt
<b>9</b>		<b>Where does the interrupt breakpoint occur?</b>
	(a)	After the Fetch Cycle is completed
	(b)	Before Instruction address Calculation
	(c)	Before Fetch Cycle
	(d)	After Operand Store is completed
<b>10</b>		<b>Which of the following is an example of Software Interrupt?</b>
	(a)	Division by zero
	(b)	Power Failure
	(c)	Service request from Printer
	(d)	Service request from Keyboard


**Question Bank for S.E. (Sem-IV) Examination (A.Y. 2019-2020)**